|
Lines 924-929
Link Here
|
| 924 |
*data = (pt->cr_ipsr & IPSR_MASK); |
924 |
*data = (pt->cr_ipsr & IPSR_MASK); |
| 925 |
return 0; |
925 |
return 0; |
| 926 |
|
926 |
|
|
|
927 |
case PT_AR_RSC: |
| 928 |
if (write_access) |
| 929 |
pt->ar_rsc = *data | (3 << 2); /* force PL3 */ |
| 930 |
else |
| 931 |
*data = pt->ar_rsc; |
| 932 |
return 0; |
| 933 |
|
| 927 |
case PT_AR_RNAT: |
934 |
case PT_AR_RNAT: |
| 928 |
urbs_end = ia64_get_user_rbs_end(child, pt, NULL); |
935 |
urbs_end = ia64_get_user_rbs_end(child, pt, NULL); |
| 929 |
rnat_addr = (long) ia64_rse_rnat_addr((long *) |
936 |
rnat_addr = (long) ia64_rse_rnat_addr((long *) |
|
Lines 975-983
Link Here
|
| 975 |
case PT_AR_BSPSTORE: |
982 |
case PT_AR_BSPSTORE: |
| 976 |
ptr = pt_reg_addr(pt, ar_bspstore); |
983 |
ptr = pt_reg_addr(pt, ar_bspstore); |
| 977 |
break; |
984 |
break; |
| 978 |
case PT_AR_RSC: |
|
|
| 979 |
ptr = pt_reg_addr(pt, ar_rsc); |
| 980 |
break; |
| 981 |
case PT_AR_UNAT: |
985 |
case PT_AR_UNAT: |
| 982 |
ptr = pt_reg_addr(pt, ar_unat); |
986 |
ptr = pt_reg_addr(pt, ar_unat); |
| 983 |
break; |
987 |
break; |