Attachment 871454 Details for Bug 1218231

lscpu output in full

lscpu.txt (text/plain), 2.50 KB, created by ell1e on 2023-12-19 18:02:15 UTC

(hide)

Description:

Filename:

MIME Type:

Creator: ell1e

Created: 2023-12-19 18:02:15 UTC

Size: 2.50 KB

patch

obsolete

>Architecture:                    x86_64
>CPU op-mode(s):                  32-bit, 64-bit
>Byte Order:                      Little Endian
>Address sizes:                   39 bits physical, 48 bits virtual
>CPU(s):                          4
>On-line CPU(s) list:             0,1
>Off-line CPU(s) list:            2,3
>Thread(s) per core:              1
>Core(s) per socket:              2
>Socket(s):                       1
>NUMA node(s):                    1
>Vendor ID:                       GenuineIntel
>CPU family:                      6
>Model:                           78
>Model name:                      Intel(R) Core(TM) i5-6200U CPU @ 2.30GHz
>Stepping:                        3
>CPU MHz:                         1020.408
>CPU max MHz:                     2800.0000
>CPU min MHz:                     400.0000
>BogoMIPS:                        4800.00
>Virtualization:                  VT-x
>L1d cache:                       64 KiB
>L1i cache:                       64 KiB
>L2 cache:                        512 KiB
>L3 cache:                        3 MiB
>NUMA node0 CPU(s):               0,1
>Vulnerability Itlb multihit:     KVM: Mitigation: VMX disabled
>Vulnerability L1tf:              Mitigation; PTE Inversion; VMX conditional cache flushes, SMT disabled
>Vulnerability Mds:               Mitigation; Clear CPU buffers; SMT disabled
>Vulnerability Meltdown:          Mitigation; PTI
>Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl and seccomp
>Vulnerability Spectre v1:        Mitigation; usercopy/swapgs barriers and __user pointer sanitization
>Vulnerability Spectre v2:        Mitigation; Full generic retpoline, IBPB conditional, IBRS_FW, RSB filling
>Vulnerability Srbds:             Mitigation; Microcode
>Vulnerability Tsx async abort:   Not affected
>Flags:                           fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb invpcid_single pti ssbd ibrs ibpb stibp tpr_shadow vnmi flexpriority ept vpid ept_ad fsgsbase tsc_adjust sgx bmi1 avx2 smep bmi2 erms invpcid mpx rdseed adx smap clflushopt intel_pt xsaveopt xsavec xgetbv1 xsaves dtherm ida arat pln pts hwp hwp_notify hwp_act_window hwp_epp md_clear flush_l1d

Actions: View

Attachments on bug 1218231: 871454